

PAGE	TITLE
------	-------

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RD980 HT-LINK I/F
11	RD980 PCIE I/F ,SWITCH
12	RD980 SYSTEM I/F
13	RD980 STRAPS ,SPMEM, POWER, GND
14	RTM880T-793
15	SB950 PCIE/PCI/CPU/LPC
16	SB950 ACPI/USB/GPIO/AUDIO
17	SB950 SATA/SPI/IDE/HWM
18	SB950 POWER & GND
19	PCI EXPRESS x16
20	PCI_E x1 SLOT 1,2,3
21	PCI SLOT 1, 2
22	IT8720 JX LPC IO ,Dual-BIOS ,TPM
23	COM, F_USB, R_USB, I_PWR
24	ALC889R CODEC
25	AUDIO JACK

[illegible]

Model Name:GA-970A-D3

Component value change history

Version: 1.01

P-Code: U98094-0


[illegible]

Circuit or PCB layout change for next version


[illegible]

GIGABYTE™

Title			
BOM & PCB HISTORY			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Monday, May 16, 2011	Sheet	2 of 36





L0_CADIN_L[0..15] < L0_CADIN_L[0..15] 10
 L0_CADIN_H[0..15] < L0_CADIN_H[0..15] 10
 L0_CADOUT_L[0..15] < L0_CADOUT_L[0..15] 10
 L0_CADOUT_H[0..15] < L0_CADOUT_H[0..15] 10




CPU-SK/942AM3b/S/GF/10SC1-A01942-01R_10SC1-A01942-02R]

CPU_VDD_RUN = VCORE
 CPU_VDDA_RUN = VDDA25
 VLDT_RUN = VCC12_HT
 CPU_VDDIO_SUS = DDR15V
 CPU_VDDR = CPU_VDDR12

VLDT_A = VCC12_HT
 VLDT_B = HT12B





M2CPU
AM3RM/SC/BL/MB/12KRC-04K812-31R_12KRC-04K812-32R]

GIGABYTE™			
Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	4 of 36





TO DIMMB0 & DIMMB1


B.






Layout: Place within 500mils of the CPU socket.











DFT_GPIO5: STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]

These pin straps are used to configure PCIe GPP mode.



GPIO4:3:2
000: 4:2:4 B
001: 4:1:4 C
010: 1:1:1:1:1:4 L (Hardware Default)
011: 2:1:1:1:1:4 E
100: 2:2:1:1:4 K
101: 2:2:2:4 C2
110: Hardware default (mode L) or EEPROM
111: Hardware default (mode L) or EEPROM
101: 01100
101: 01011

DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLEb

Enables the Test Debug Bus using PCIe bus
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable





U3B

PART 2/5

EXP A RXP15	N6	GPP1_RX15P	GPP1_TX15P	N3	EXP A TXP15
EXP A RXN15	N5	GPP1_RX15N	GPP1_TX15N	M2	EXP A TXN15
EXP A RXP14	M5	GPP1_RX14P	GPP1_TX14P	M1	EXP A TXN14
EXP A RXN14	M4	GPP1_RX14N	GPP1_TX14N	L3	EXP A TXP13
EXP A RXP13	L6	GPP1_RX13P	GPP1_TX13P	L2	EXP A TXN13
EXP A RXN13	L5	GPP1_RX13N	GPP1_TX13N	K2	EXP A TXP12
EXP A RXP12	K5	GPP1_RX12P	GPP1_TX12P	K1	EXP A TXN12
EXP A RXN12	K4	GPP1_RX12N	GPP1_TX12N	J3	EXP A TXP11
EXP A RXP11	J6	GPP1_RX11P	GPP1_TX11P	J2	EXP A TXN11
EXP A RXN11	J5	GPP1_RX11N	GPP1_TX11N	H2	EXP A TXP10
EXP A RXP10	H4	GPP1_RX10P	GPP1_TX10P	H1	EXP A TXN10
EXP A RXN10	H3	GPP1_RX10N	GPP1_TX10N	G3	EXP A TXP9
EXP A RXP9	G6	GPP1_RX9P	GPP1_TX9P	G2	EXP A TXN9
EXP A RXN9	G5	GPP1_RX9N	GPP1_TX9N	F2	EXP A TXP8
EXP A RXP8	F5	GPP1_RX8P	GPP1_TX8P	F1	EXP A TXN8
EXP A RXN8	F4	GPP1_RX8N	GPP1_TX8N	E3	EXP A TXP7
EXP A RXP7	D2	GPP1_RX7P	GPP1_TX7P	E2	EXP A TXN7
EXP A RXN7	D1	GPP1_RX7N	GPP1_TX7N	A4	EXP A TXP6
EXP A RXP6	B5	GPP1_RX6P	GPP1_TX6P	B4	EXP A TXN6
EXP A RXN6	C6	GPP1_RX6N	GPP1_TX6N	A6	EXP A TXP5
EXP A RXP5	D6	GPP1_RX5P	GPP1_TX5P	B6	EXP A TXN5
EXP A RXN5	E6	GPP1_RX5N	GPP1_TX5N	B7	EXP A TXP4
EXP A RXP4	E7	GPP1_RX4P	GPP1_TX4P	C7	EXP A TXN4
EXP A RXN4	F7	GPP1_RX4N	GPP1_TX4N	A8	EXP A TXP3
EXP A RXP3	D8	GPP1_RX3P	GPP1_TX3P	B8	EXP A TXN3
EXP A RXN3	E8	GPP1_RX3N	GPP1_TX3N	B9	EXP A TXP2
EXP A RXP2	E9	GPP1_RX2P	GPP1_TX2P	C9	EXP A TXN2
EXP A RXN2	F9	GPP1_RX2N	GPP1_TX2N	A10	EXP A TXP1
EXP A RXP1	D10	GPP1_RX1P	GPP1_TX1P	B10	EXP A TXN1
EXP A RXN1	E10	GPP1_RX1N	GPP1_TX1N	B11	EXP A TXP0
EXP A RXP0	E11	GPP1_RX0P	GPP1_TX0P	C11	EXP A TXN0
EXP A RXN0	F11	GPP1_RX0N	GPP1_TX0N		

AC9	GPP2_RX15P	GPP2_TX15P	AF9
AD9	GPP2_RX15N	GPP2_TX15N	AG9
AE8	GPP2_RX14P	GPP2_TX14P	AG8
AE7	GPP2_RX14N	GPP2_TX14N	AH8
AC7	GPP2_RX13P	GPP2_TX13P	AF7
AD7	GPP2_RX13N	GPP2_TX13N	AG7
AD6	GPP2_RX12P	GPP2_TX12P	AG6
AE6	GPP2_RX12N	GPP2_TX12N	AH6
AE5	GPP2_RX11P	GPP2_TX11P	AG4
AG5	GPP2_RX11N	GPP2_TX11N	AH4
AE2	GPP2_RX10P	GPP2_TX10P	AE3
AF1	GPP2_RX10N	GPP2_TX10N	AE2
AD2	GPP2_RX9P	GPP2_TX9P	AC3
AD1	GPP2_RX9N	GPP2_TX9N	AC2
AB5	GPP2_RX8P	GPP2_TX8P	AB2
AB4	GPP2_RX8N	GPP2_TX8N	AB1
AA6	GPP2_RX7P	GPP2_TX7P	AA3
AA5	GPP2_RX7N	GPP2_TX7N	AA2
Y5	GPP2_RX6P	GPP2_TX6P	Y2
Y4	GPP2_RX6N	GPP2_TX6N	Y1
W6	GPP2_RX5P	GPP2_TX5P	W3
W5	GPP2_RX5N	GPP2_TX5N	W2
V5	GPP2_RX4P	GPP2_TX4P	V2
V4	GPP2_RX4N	GPP2_TX4N	V1
U6	GPP2_RX3P	GPP2_TX3P	U3
U5	GPP2_RX3N	GPP2_TX3N	U2
T5	GPP2_RX2P	GPP2_TX2P	T2
T4	GPP2_RX2N	GPP2_TX2N	T1
R6	GPP2_RX1P	GPP2_TX1P	R3
R5	GPP2_RX1N	GPP2_TX1N	R2
P5	GPP2_RX0P	GPP2_TX0P	P2
P4	GPP2_RX0N	GPP2_TX0N	P1

PCIE
GPP2

AD11	GPP3_RX9P	GPP3_TX9P	AH10
AC11	GPP3_RX9N	GPP3_TX9N	AG10
AE12	GPP3_RX8P	GPP3_TX8P	AG11
AD12	GPP3_RX8N	GPP3_TX8N	AE11
AD13	GPP3_RX7P	GPP3_TX7P	AH12
AC13	GPP3_RX7N	GPP3_TX7N	AG12
AE14	GPP3_RX6P	GPP3_TX6P	AG13
AD14	GPP3_RX6N	GPP3_TX6N	AE13
AD15	GPP3_RX5P	GPP3_TX5P	AH14
AC15	GPP3_RX5N	GPP3_TX5N	AG14
AE16	GPP3_RX4P	GPP3_TX4P	AG15
AD16	GPP3_RX4N	GPP3_TX4N	AE15
AD17	GPP3_RX3P	GPP3_TX3P	AH15
AC17	GPP3_RX3N	GPP3_TX3N	AG16
AE18	GPP3_RX2P	GPP3_TX2P	AG17
AD18	GPP3_RX2N	GPP3_TX2N	AE17
AD19	GPP3_RX1P	GPP3_TX1P	AH18
AC19	GPP3_RX1N	GPP3_TX1N	AG18
AH20	GPP3_RX0P	GPP3_TX0P	AG19
AG20	GPP3_RX0N	GPP3_TX0N	AE19

PCIE
GPP3

AC21	SB_RX3P	SB_TX3P	AG22
AD21	SB_RX3N	SB_TX3N	AH22
AE22	SB_RX2P	SB_TX2P	AG21
AF25	SB_RX2N	SB_TX2N	AE21
AG25	SB_RX1P	SB_TX1P	AG23
AG26	SB_RX1N	SB_TX1N	AG24
AH26	SB_RX0P	SB_TX0P	AH24
	SB_RX0N	SB_TX0N	

PCIE
ALINK

PLACE THESE CAP CLOSE TO NB.



RX980/BGA892

PCI_E slot TX need CAP close to slot side

GPP TX5P_C	NC4	0.1u/4/X7R/16V/K	PCIE5_OP
GPP TX5N_C	NC3	0.1u/4/X7R/16V/K	PCIE5_ON
GPP TX4P_C	NC6	0.1u/4/X7R/16V/K	ML_OP
GPP TX4N_C	NC5	0.1u/4/X7R/16V/K	ML_ON
GPP TX2P_C	NC10	0.1u/4/X7R/16V/K	PCIE2_OP
GPP TX2N_C	NC9	0.1u/4/X7R/16V/K	PCIE2_ON
GPP TX1P_C	NC20	0.1u/4/X7R/16V/K	PCIE1_OP
GPP TX1N_C	NC19	0.1u/4/X7R/16V/K	PCIE1_ON
GPP TX0P_C	NC2	0.1u/4/X7R/16V/K	USB3_OP
GPP TX0N_C	NC1	0.1u/4/X7R/16V/K	USB3_ON

EXP A TXP0..15] >>> EXP_A_TXP[0..15] 18

EXP A TXN0..15] >>> EXP_A_TXN[0..15] 18

EXP A RXP0..15] >>> EXP_A_RXP[0..15] 18

EXP A RXN0..15] >>> EXP_A_RXN[0..15] 18

GIGABYTE®

Title

RS780 PCIE I/F_Switch

Size

Document Number

Custm

GA-970A-D3

Date:

Tuesday, May 10, 2011

Sheet


11

of

36

Rev

1.01



NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases

1- PLACE ALL THE SERIES TERMINATION

RESISTORS AS CLOSE TO U800 AS

POSSIBLE


2- ROUTE ALL SRCCLKTx AND SRCCLKCx

AS DIFFERENT PAIR RULE

3- PUT DECOUPLING CAPS CLOSE TO U800

POWER PIN

Place R800/801 less than 500 mills away from U800
 R851 less than 100 mills away from R800/801
 route CPU clock as 100ohm differential pair











	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK

PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB850

S.B HEATSINK



CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDD PIN

GIGABYTE™

Title	ATI SB700 PCIE/PCI/CPU/LPC
-------	----------------------------

Size	Document Number	Rev
Custom	GA-970A-D3	1.01

Date: Tuesday, May 10, 2011 Sheet 14 of 36

D

C

A

B

A

SB TEST2 PR29 8.2K/4
SB TEST1 PR30 8.2K/4
SB TEST0 PR31 8.2K/4

VCC3
-SUS_STAT PR32 8.2K/4
SMBCLK PR55 1K/4/1
SMBDATA PR56 1K/4/1
WD_PWRGD PR33 8.2K/4

3VDUAL_SB
-RI PR34 8.2K/4
SMBCLK1 PR57 2.2K/4/1
SMBDATA1 PR58 2.2K/4/1
-PCIE_WAKE PR59 2.2K/4/1X
-PCIPME PR60 2.2K/4/1X
UB_SMIB PR76 8.2K/4/1

SB_PWROK
PBC4 100P/4/NPO/50V/J/X
3VDUAL_SB PR91 20K/4/1
-RSMRST
PBC3 2.2uH/X5R/10V/K

SMBCLK
SMBDATA
PBC5 100P/4/NPO/50V/J/X
PBC6 100P/4/NPO/50V/J/X

AZ_BIT_CLK
PBC7 100P/4/NPO/50V/J/X

AZ_SDATA_OUT PR36 8.2K/4/1
PR35 8.2K/4

Low: Performance Mode(D),
Up: Low Power Mode.

Low: Disable PCI MEM boot(D),
Up: Enable PCI MEM boot

-AZ_RST PR37 8.2K/4

6 SB_IDLEEXIT<

31 UB_SMIB<

22 -USBOC_R1>

22 -USBOC_F1>

23 AZ_BIT_CLK<

23 AZ_SDATA_OUT>

23 AZ_SDATA_IN0>

23 AZ_SYNC<

23 -AZ_RST>

PR39 8.2K/4

PR40 8.2K/4

PR41 8.2K/4

3VDUAL

PR42 8.2K/4

3VDUAL

PR43 8.2K/4

3VDUAL

PR44 8.2K/4

3VDUAL

PR45 8.2K/4

3VDUAL

PR46 8.2K/4

3VDUAL

PR47 8.2K/4

3VDUAL

PR48 8.2K/4

3VDUAL

PR49 8.2K/4

3VDUAL

PR50 8.2K/4

3VDUAL

PR51 8.2K/4

3VDUAL

PR52 8.2K/4

3VDUAL

PR53 8.2K/4

3VDUAL

PR54 8.2K/4

3VDUAL

PR55 8.2K/4

3VDUAL

PR56 8.2K/4

3VDUAL

PR57 8.2K/4

3VDUAL

PR58 8.2K/4

3VDUAL

PR59 8.2K/4

3VDUAL

PR60 8.2K/4

3VDUAL

PR61 8.2K/4

3VDUAL

PR62 8.2K/4

3VDUAL

PR63 8.2K/4

3VDUAL

PR64 8.2K/4

3VDUAL

PR65 8.2K/4

3VDUAL

PR66 8.2K/4

3VDUAL

PR67 8.2K/4

3VDUAL

PR68 8.2K/4

3VDUAL

PR69 8.2K/4

3VDUAL

PR70 8.2K/4

3VDUAL

PR71 8.2K/4

3VDUAL

PR72 8.2K/4

3VDUAL

PR73 8.2K/4

3VDUAL

PR74 8.2K/4

3VDUAL

PR75 8.2K/4

3VDUAL

PR76 8.2K/4

3VDUAL

PR77 8.2K/4

3VDUAL

PR78 8.2K/4

3VDUAL

PR79 8.2K/4

3VDUAL

PR80 8.2K/4

3VDUAL

PR81 8.2K/4

3VDUAL

PR82 8.2K/4

3VDUAL

PR83 8.2K/4

3VDUAL

PR84 8.2K/4

3VDUAL

PR85 8.2K/4

3VDUAL

PR86 8.2K/4

3VDUAL

PR87 8.2K/4

3VDUAL

PR88 8.2K/4

3VDUAL

PR89 8.2K/4

3VDUAL

PR90 8.2K/4

3VDUAL

PR91 8.2K/4

3VDUAL

PR92 8.2K/4

3VDUAL

PR93 8.2K/4

3VDUAL

PR94 8.2K/4

3VDUAL

PR95 8.2K/4

3VDUAL

PR96 8.2K/4

3VDUAL

PR97 8.2K/4

3VDUAL

PR98 8.2K/4

3VDUAL

PR99 8.2K/4

3VDUAL

PR100 8.2K/4

3VDUAL

PR101 8.2K/4

3VDUAL

PR102 8.2K/4

3VDUAL

PR103 8.2K/4

3VDUAL

PR104 8.2K/4

3VDUAL

PR105 8.2K/4

3VDUAL

PR106 8.2K/4

3VDUAL

PR107 8.2K/4

3VDUAL

PR108 8.2K/4

3VDUAL

PR109 8.2K/4

3VDUAL

PR110 8.2K/4

3VDUAL

PR111 8.2K/4

3VDUAL

PR112 8.2K/4

3VDUAL

PR113 8.2K/4

3VDUAL

PR114 8.2K/4

3VDUAL

PR115 8.2K/4

3VDUAL

PR116 8.2K/4

3VDUAL

PR117 8.2K/4

3VDUAL

PR118 8.2K/4

3VDUAL

PR119 8.2K/4

3VDUAL

PR120 8.2K/4

3VDUAL

PR121 8.2K/4

3VDUAL

PR122 8.2K/4

3VDUAL

PR123 8.2K/4

3VDUAL

PR124 8.2K/4

3VDUAL

PR125 8.2K/4

3VDUAL

PR126 8.2K/4

3VDUAL

PR127 8.2K/4

3VDUAL

PR128 8.2K/4

3VDUAL

PR129 8.2K/4

3VDUAL

PR130 8.2K/4

3VDUAL

PR131 8.2K/4

3VDUAL

PR132 8.2K/4

3VDUAL

PR133 8.2K/4

3VDUAL

PR134 8.2K/4

3VDUAL

PR135 8.2K/4

3VDUAL

PR136 8.2K/4

3VDUAL

PR137 8.2K/4

3VDUAL

PR138 8.2K/4

3VDUAL

PR139 8.2K/4

3VDUAL

PR140 8.2K/4

3VDUAL

PR141 8.2K/4

3VDUAL

PR142 8.2K/4

3VDUAL

PR143 8.2K/4

3VDUAL

PR144 8.2K/4

3VDUAL

PR145 8.2K/4

3VDUAL

PR146 8.2K/4

3VDUAL

PR147 8.2K/4

3VDUAL

PR148 8.2K/4

3VDUAL

PR149 8.2K/4

3VDUAL

PR150 8.2K/4

3VDUAL

PR151 8.2K/4

3VDUAL

PR152 8.2K/4

3VDUAL

PR153 8.2K/4

3VDUAL

PR154 8.2K/4

3VDUAL

PR155 8.2K/4

3VDUAL

PR156 8.2K/4

3VDUAL

PR157 8.2K/4

3VDUAL

PR158 8.2K/4

3VDUAL

PR159 8.2K/4

3VDUAL

PR160 8.2K/4

3VDUAL

PR161 8.2K/4

3VDUAL

PR162 8.2K/4

3VDUAL


PR163 8.2K/4









PLACE SATA CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:

R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK



PLACE SATA AC COUPLING
CAPS CLOSE TO SB850



GIGABYTE


Title			ATI SB700 SATA/IDE/HWM/SPI
Size	Document Number	Rev	1.01
Custm	GA-970A-D3		
Date:	Tuesday, May 10, 2011	Sheet	16 of 36


		SB800		
	Y14	VSSIO_SATA_1	VSS_1	A12
	Y16	VSSIO_SATA_2	VSS_2	A28
	AB1	VSSIO_SATA_3	VSS_3	A2
	AC14	VSSIO_SATA_3	VSS_4	E5
	AE12	VSSIO_SATA_4	VSS_5	D23
	AE14	VSSIO_SATA_5	VSS_6	E25
	AF9	VSSIO_SATA_6	VSS_7	E6
	AF11	VSSIO_SATA_7	VSS_8	F24
	AF16	VSSIO_SATA_8	VSS_9	N15
	AG8	VSSIO_SATA_9	VSS_10	R13
	AH1	VSSIO_SATA_10	VSS_11	R17
	AH17	VSSIO_SATA_11	VSS_12	T10
	AH13	VSSIO_SATA_12	VSS_13	P10
	AH13	VSSIO_SATA_13	VSS_14	V11
	AH16	VSSIO_SATA_14	VSS_15	U15
	AJ7	VSSIO_SATA_15	VSS_16	M18
	AJ11	VSSIO_SATA_16	VSS_17	V19
	AJ13	VSSIO_SATA_17	VSS_18	M11
	AJ16	VSSIO_SATA_18	VSS_19	L12
		VSSIO_SATA_19	VSS_20	L18
	A8	VSSIO_USB_1	VSS_21	J7
	B10	VSSIO_USB_2	VSS_22	P3
	K11	VSSIO_USB_2	VSS_23	V4
	B9	VSSIO_USB_3	VSS_24	AD6
	D10	VSSIO_USB_5	VSS_25	AO4
	D12	VSSIO_USB_6	VSS_26	AB7
	D14	VSSIO_USB_6	VSS_27	AC9
	D17	VSSIO_USB_7	VSS_28	V8
	E9	VSSIO_USB_8	VSS_29	W9
	F9	VSSIO_USB_9	VSS_30	W10
	F12	VSSIO_USB_10	VSS_31	AJ28
	F14	VSSIO_USB_11	VSS_32	B29
	F16	VSSIO_USB_12	VSS_33	U4
	G9	VSSIO_USB_13	VSS_34	Y18
	G11	VSSIO_USB_15	VSS_35	Y10
	F18	VSSIO_USB_16	VSS_36	Y12
	D9	VSSIO_USB_17	VSS_37	AA11
	H12	VSSIO_USB_18	VSS_38	AA12
	H14	VSSIO_USB_19	VSS_39	G4
	H16	VSSIO_USB_20	VSS_40	J4
	H18	VSSIO_USB_21	VSS_41	G8
	J11	VSSIO_USB_22	VSS_42	G9
	J19	VSSIO_USB_23	VSS_43	M12
	K12	VSSIO_USB_24	VSS_44	AF25
	K16	VSSIO_USB_25	VSS_45	H7
	K18	VSSIO_USB_26	VSS_46	AH29
	K18	VSSIO_USB_27	VSS_47	V10
	H19	VSSIO_USB_28	VSS_48	P6
			VSS_49	N4
			VSS_50	L4
	Y4	EFUSE	VSS_51	L8
			VSS_52	
	D8	VSSAN_HWM		
	M19	VSSXL	VSSPL_SYS	M20
	P21	VSSIO_PCIECLK_1	VSSIO_PCIECLK_15	H23
	P20	VSSIO_PCIECLK_2	VSSIO_PCIECLK_15	H26
	M22	VSSIO_PCIECLK_3	VSSIO_PCIECLK_16	AA21
	M24	VSSIO_PCIECLK_4	VSSIO_PCIECLK_17	AA23
	M26	VSSIO_PCIECLK_5	VSSIO_PCIECLK_18	AB23
	P22	VSSIO_PCIECLK_6	VSSIO_PCIECLK_19	AD23
	P24	VSSIO_PCIECLK_7	VSSIO_PCIECLK_20	AA26
	P26	VSSIO_PCIECLK_8	VSSIO_PCIECLK_21	AC26
	T20	VSSIO_PCIECLK_9	VSSIO_PCIECLK_22	Y20
	T22	VSSIO_PCIECLK_10	VSSIO_PCIECLK_23	W21
	T24	VSSIO_PCIECLK_11	VSSIO_PCIECLK_24	W20
	V20	VSSIO_PCIECLK_12	VSSIO_PCIECLK_25	FE26
	J23	VSSIO_PCIECLK_13	VSSIO_PCIECLK_26	L21
			VSSIO_PCIECLK_27	K20
		Part 5 of 5		
	SB890/BGA605(10T)H-B06B950-10R			


Part 5 of 5


SB950/BGA605/[10HB1-06B950-10R]

Title			
ATI SB700 POWER & GND			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	17 of 36












IT8720GB Power On Strapping Options

Symbol	value	Description
JP1		
Pin 69		
JP2	1	Disable VID output pins
Pin 25	0	Enable VID output pins
JP3	1	Disabled.
Pin 27	0	Flash I/F Address Segment 1 is enabled
JP4	1	K8 power sequence disabled
Pin 29	0	K8 power sequence enabled
JP3 & JP5	11 Half Run	Default value of EC Index 15h/16h/17h is 40h
Pin 27 & Pin 77	10 No Run	Default value of EC Index 15h/16h/17h is 7fh
	01 Full Run	Default value of EC Index 15h/16h/17h is 00h
	00 75% Run	Default value of EC Index 15h/16h/17h is 20h
JP5	1	Disable WDT to rest PWROK
Pin 77	0	Enable WDT to rest PWROK
JP6	1	Disable SVID Function
Pin 60	0	Enable SVID Function
JP7	1	Enable Dual BIOS Function for GigaByte Only
Pin 97	0	Disable Dual BIOS Function for GigaByte Only




GIGABYTE

ITE 8720 JX LPC IO ,Dual-BIOS ,TPM


Document Number GA-970A-D3

Rev 1.01


Date: Tuesday, May 10, 2011 Sheet 21 of 36



FRONT SIDE USB1




REAR USB






Please close Rear USB

I-Phone charger circuit












DEFAULT H, STABBY POWER




GIGABYTE

Title			COM/LPT/F_USB/I_PWR
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	22 of 36






A3R7/13P/B/[11NR6-403006-01_11NR6-403006-02]
3R7+15P/[11NR6-403004-11]




A3R7/13P/0BG/[11NR6-403006-71]
3R7+15P/[11NR6-403004-31]


LINE OUT FRONT OUT




LINE-IN




MIC




SURROUND



CEN/LFE












SURR BACK




GIGABYTE

Title			AUDIO JACK	
Size	Document Number	Rev		1.01
Custom	GA-970A-D3			
Date:	Tuesday, May 10, 2011	Sheet	24	of 36




GIGABYTE			
Title			
ATX, FRONT PANEL ,EC			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	26 of 36







VCC_NB




Patch AMD Validation
VDDA25 & VCC12_HT
power sequence



VCC12_HT




VCC_SB





1.1V@4A

VDDA25



GIGABYTE













要用1% 的電阻,trace不能太長,建議在200 mil以內

要用1% 的電阻,trace不能太長,建議在200 mil以內



Pin34/35(VDDREG) 接到3VDUAL
的trace 建議寬度大於 40mil




建議使用X5R電容


RTL8101E:LR38/LC5/LR43/LC6-->0

```
RTL8111C:LC6-->0
```

RTL8102E:LC5/LC6-->0




USB+LAN/1G/GO,Y/OS/RA/D/1/RED



```
RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)
```

```
1G :USB+LAN/1G/GO,Y/OS/RA/D/1
100M:USB+LAN/100/GO,Y/OS/RA/D/1
```



GIGABYTE™

Title			
REALTK RTL8111C			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	34 of 36